Intel Investor Meeting 2014

34 nm height Transistor Fin Improvement 60 nm pitch Si Substrate 22 nm Process I 42 nm pitch Si Substrate HTURK 14 nm Process Tighter Fin Pitch for Improved Density

View entire presentation