Intel Investor Meeting 2014

34 nm height Transistor Fin Improvement 60 nm pitch Si Substrate I 42 nm pitch Si Substrate 42 nm height 22 nm Process 14 nm Process Reduced Number of Fins for Improved Density and Lower Capacitance

View entire presentation