Intel Investor Meeting 2014 slide image

Intel Investor Meeting 2014

SRAM Memory Cells 22 nm Process .108 um² (Used on CPU products) 14 nm Process LEH 1 .0588 um² (0.54x area scaling) 14 nm Design Rules + 2nd Generation Tri-gate Transistor Provides Industry-leading SRAM Density
View entire presentation